In this work, we fabricated channel stacked NAND flash memory of which feature size has been scaled down to 40 nm. Adopting HfO2 as a charge trapping layer enables us to reduce the thickness of charge trapping layer due to its large trap density compared to that of Si3N4. Also, a new programming method is demonstrated to reduce the total program time.
Introduction
Exploding demands for mobile devices induce the drastic expansion of the market of NAND flash memory as high-density storage devices. Threedimensional (3D) NAND flash memory paved a new way of increasing the memory capacity by stacking cells in three-dimension. 3D NAND flash memory can be divided into two types; one is gate-stacked type, and the other is channel-stacked type. The channel-stacked NAND flash memory has advantages over the gate-stacked NAND flash memory with respect to scalability, since there is no need of hole etch process, and no degradation of read current notwithstanding the increase of stacked layers. For stacked NAND flash memory, the thickness of ONO (memory dielectric layers) is a roadblock in scaling-down of the minimum feature size, because channel diameter can be scaled down to < 20 nm. In this work, we fabricated channel stacked NAND flash memory of which feature size has been scaled down to 40 nm. Adopting HfO2 as a charge trapping layer enables us to reduce the thickness of charge trapping layer due to its large trap density compared to that of Si3N4. Also, a new programming method is demonstrated to reduce the total program time.
Fabrication of channel-stacked array with highlayers
Channel stacked NAND flash array with hightrapping and blocking layers is fabricated, and its fabrication process is shown in Fig. 1 . After forming stacked single crystal silicon nanowires, we perform dry oxidation to form tunneling oxide, followed by atomic layer deposition (ALD) to deposit highcharge trapping and blocking layers. As shown in Fig.  3 , 4-layer stacked single crystalline silicon nanowire is surrounded by 3.5nm tunneling oxide, 4.5nm HfO2 charge trapping layer, 10nm Al2O3 blocking layer. A more detailed process is described in our previous work on ONO dielectric devices [1] . Layer selection and program/erase operation with the fabricated array is verified as shown in Fig. 3 and Fig. 4 .
Optimization of CSTAR program operation
In the case of channel stacked 3D NAND, channel diameters vary among different layers, which induces program speed variation. In our previous work [2] , a new programming method to alleviate program speed variation was proposed. Fig. 5 illustrates the proposed programming method. The program speed variation can be compensated by applying different bit-line bias. This method has been verified with measurement. All cells have the same the length of vertical axis, but their lengths of horizontal axis are varied from 30 nm to 60 nm. Fig. 6 shows the variation of program speed. When the horizontal axis is longer, the program speed degrades, and this result is consistent with the simulation result which has been reported in [2] . We can reduce the speed difference by applying 1 V to the fastest cell, and increase the overall speed by increasing the starting program voltage as shown in Fig.6 . With this method, the number of the total pulses to reach the target program VT level can be reduced (Fig. 7. ).
Conclusion
We successfully fabricated 4-layer channel stacked 3D NAND with hightrapping and blocking layers for high scalability. Also, a new programming method is demonstrated to reduce the total program time. Fig. 1 : Process flow of CSTAR with high-ț trapping and blocking layers. A detailed explanation of fabrication method is described in [1] . Fig. 2 : TEM image of cross-section view of stacked Si nanowires surrounded by SiO2, HfO2, Al2O3, and Ti. Ti is capping layer for protecting nanowires in preparing for TEM inspection. Nanowire is 24.5-nm-wide and 4.5-nmthick HfO2 and 9.7-nm-thick Al2O3 is deposited uniformly around the nanowire with atomic layer deposition (ALD). 
